Partager

Analogue cryogénique de faible puissance d'un convertisseur numérique dans la technologie CMOS.

A low-power cryogenic analog to digital converter in standard CMOS technology.

Auteurs : ZHAO H., LIU X.

Type d'article : Article

Résumé

This paper presents a cryogenic successive approximation register based analog to digital converter (ADC) in standard 0.35 µm complementary metal oxide semiconductor technology that functions from 300 K (room temperature) down to 20 K. It has been designed to operate in low temperature mid- and far-infrared imaging systems. In order to ensure the circuit performance at the extreme temperatures, a dedicated integral-based comparator architecture is employed. SPICE models have been developed for circuit simulation at 20 K. At 20 K, the experimental results exhibit that the ADC achieves 1.6 LSB maximum differential nonlinearity, 1.7 LSB maximum integral nonlinearity and 10.4 effective number of bits at 100 kS/s sampling rate with a current consumption of 75 µA from a 3.3 V supply.

Détails

  • Titre original : A low-power cryogenic analog to digital converter in standard CMOS technology.
  • Identifiant de la fiche : 30007654
  • Langues : Anglais
  • Source : Cryogenics - vol. 55-56
  • Date d'édition : 05/2013
  • DOI : http://dx.doi.org/10.1016/j.cryogenics.2013.03.005

Liens


Voir d'autres articles du même numéro (5)
Voir la source

Indexation